In Energy Detection receivers the UWB signal is simply demodulator for Non-coherent Energy Detection receivers which acquired by evaluating the received pulses energy without any inherently provides Analog-to-Digital Conversion. The device, additional information. Due to the nature of ED schemes, In addition, the simulations show that the circuit provides a ED receivers are increasing during years [4]. Typical ED complete offset rejection. Thanks to its low power consumption front-ends are Bi-CMOS implementations in which the energy (1 mW during demodulation), its application is appealing for detection of the UWB pulses is performed by Integrate-andportable devices which aim at very low-power consumptions.
Aiming at low-power consumption, this work presents an Impulse-Radio Ultrawideband (IR-UWB) technology is a integrated 2-PPM CMOS demodulator which employs an promising solution for short-range indoor applications. It open-oop Gm -C structure, called Bi-phase integrator. It is particularly suited for applications aimed at connecting consumes low power (1 mW), provides inherently Analogportable devices in Wireless-Private-Area-Networks (WPANs). to-Digital Conversion with significative offset rejection and The "carrier-ess" transmission relies on short duration pulses exhibits nearly the same error-rate performance of an ideal which satisfy FCC spectral requirements about both ultra-Energy Detection receiver. Thanks to a VHDL-AMS mixedwide bandwidth occupations and low power spectral densities. signal simulation environment developed with the aid of Thanks to these features, IR-UWB is particularly suited to ADVanceMS (ADMS, Mentor Graphics) the circuit has been ultra low-power applications in which extended battery lives tested with a reliable UWB pulses waveform database and are a fundamental requirement [1] . Generally, transceivers BER performance figures have been obtained [5] . The circuit are designed to exploit high bandwidth efficiency, low peak has been designed in a mixed-mode UMC CMOS 0.18 ,um powers at transmitters, low complexities, the flexibility of technology and simulated with SPICE BSIM3 transistor modsupporting different data rates and reliable performance. els. Two receiver structures are typically employed in these The rest of this paper is organised as follows: Section systems, the coherent and the non-coherent ones. Coherent II introduces the principle of operation of the receiver and receivers fully exploit multipath richness, gain diversity and discusses how the structure reduces the effects of parasitics timing accuracy according to a waveform template internally on performance. Section III explains the typical design issues generated at the receiver. Typical structures employ high and clarifies the trade-off between performance and low-power complexity Rake-based schemes which work at very high consumptions. Section IV shows a BER comparison among an clock frequencies and are capable of sampling sub-nanosecond ideal Energy Detection receiver and the Bi-phase demodulator; time windows. furthermore it presents results in which the offset rejection On the other hand, the main feature of non-coherent re-capability is proven. Finally, conclusions are drawn in section ceivers is the possibility of acquiring the UWB pulses im-V. mersed in a dense multipath environment without requiring any channel estimation. The price to pay for such a complexity II. DEMODULATOR CONCEPT AND CIRCUIT ANALYSIS decrease is a 3-dB penalty in the BER curve with respect to coherent receivers. The non-coherent approach which requires A. Principle of operation the lowest complexity is the Energy Detection (ED) one.
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signal is squared, integrated and the resulting energy is A/D converted to a digital format. A typical modulation scheme practice it allows the voltage across integration capacitor Cp to is the 2-PPM (Bi-phase Pulse-Position-Modulation) in which be zero before starting the integration of the first PPM phase. the transmitted pulse is modulated according to its position in When the first integration starts, Inhibit is deactivated and time. Whether a '0' is sent, the pulse is placed in the first half signal Phase 0 is asserted forcing current 'oat in the equivalent of the Pulse-Repetition-nterval (PRI) while, in case of a '1', capacitor CLO + CP. When the first integration phase finishes, the pulse is placed in the second one. The ED receiver thus signal Phase 0 is deactivated and Inhibit is asserted again. demodulates data by comparing the energies of the two PPM When the second integration starts, signal Inhibit is deactivated phases numerically.
and Phase ] is asserted therefore forcing current in CL1 + CP.
The aim of this work is to allow the replacement of the In the end, the charge in CLO and CL1 is proportional to front-end A/D with a simple zero-hreshold comparator by the input signal: After the assertion of signal Inhibit, the giving the analog integrator the capability to provide a voltage final demodulation is possible by activating signal Compare. whose sign determines the information bit. With respect to Charge redistribution principle is responsible for setting the the typical Energy Detection receivers, here the front-end sign of output voltage Votl according to the information bit. includes the Bi-phase integrator and the comparator as the The comparator gives the information bit by comparing such final blocks rather than any ADC (figure 1). In order to show voltage to zero. Finally, signal Reset zeroes the charge in CLO the functionalities of the block, figure 2 provides a principle and CL1 and another demodulation cycle is possible.
scheme of the sole Bi-phase unit.
It is easy to understand that the device inherently provides offset rejection thanks to its fully balanced structure. comletd tus he emanin votag acossCp s VphO ) However, in both cases, the equations presented show how
After an an idle time Ti which separates the end of the the sylmmetric structure of the circuit completely eliminates (n-i) -th Phase 1 and the beginning of the n -th PhaseO0, it the effect of offset contribution Vos In fact, the final output is possible to calculate the expression of VfP' (n. The formula voltage does not depend on current Ios. In summary, the includes also the offset contribution due to Vos and the un-possibility of resetting charge in Cp before starting a new demodulation allows to obtain almost ideal demodulation 20 dB at 300 C, typical process) and greater self discharge in performance. the load capacitors. 
Vin
(1 + gm7 + 9-b7)(2 + ZL + ZL) output stage through a MOSFET configuration similar to a g 9Tn7 rds2 rdsI current mirror. For enhancing overdrives some of the employed where rd,2 and rd,j are the drain-source resistances of M2 transistors have Low-hreshold Voltages (L). and Ml, respectively. The load impedance ZL models the The amplifier includes auto-biasing circuits and also a integration capacitances inclusive of parasitics and in the case simple Common Mode Feedback Network (CMFB) employing of ZL = s(CL±+C,), the output function Vout = ZLIout a differential stage only (not shown here for sake of brevity). presents a pole at low-frequency. It is easy to note that On the one hand, as clarified in [8] , the use of a common mode the equivalent output impedance of the OTA, which depends stabilization network is mandatory for integrators employing on the above drain-source resistances, influences the cut-off open-oop transconductors, thus an increase in the overall frequency of the resulting first order pole. device power consumption is unavoidable. On the other hand
The pole in the OTA transfer function (at about 30 MHz), no precise control of output voltages is necessary because limits the maximum integration time to 30 ns. The integration demodulation is based upon a relative voltage comparison. of longer pulses would cause unacceptable losses in the In addition, temperature drifts, aging and voltage supply computed energies because the pole time constant would variations are reflected in the two integrated voltages Vo and be comparable to the integration time. The aspect ratios of V1 in the same way: As a result, the OTA does not require MOSFET at the OTA output stage affect gain and bandwidth any transconductance tuning [9] .
of the transconductance amplifier. Incrementing W/L has The supply voltage is 1.8 V and the colmmon mode input the effect of increasing the OTA gain and thus compensates bias is 0.9 V. The dynamic input and output ranges are limited the various drops in the output switching network. On the to 160 mV and 600 mV respectively as the work aims at low-other hand rising W/L expands the frequency of the above power consumptions [8] . The integrator has been simulated at mentioned pole: This leads to the reduction of the maximum different temperatures (up to 900 C) showing gain decrease of integration time and shifts down high order poles (not shown approximately 5 dB with respect to the nominal value (about in the above formula), reducing the overall system bandwidth. Figure 6 shows the comparison of error-rate performance between an ideal Energy Detection receiver and the Bi-phase demodulator. For
